1

Extended Topology for Boost DC-DC Converter

Farzad Mohammadzadeh Shahir, Student Member, IEEE, Ebrahim Babaei, Senior Member, IEEE, Murtaza Farsadi

Abstract—In this paper, a new structure for non-isolated boost dc-dc converter is proposed. The proposed converter generates higher voltage gain than some conventional non-isolated boost dc-dc converters. In this paper, the voltage and current equations of the elements and voltage gain in continuous conduction mode (CCM) and discontinuous conduction mode (DCM) are extracted. Then, the critical inductance converter is extracted and the current stresses in the switches are calculated. To achieve high voltage gain, a generalized structure based on the proposed structure generates for dc-dc converters. Meanwhile, the root mean square current relations of devices are obtained for extended structure. Finally, to confirm the accuracy of the simulation results on software PSCAD/EMTDC and experimental results by laboratory prototype are used.

Index Terms—Dc-dc converter, non-isolated boost converter, critical inductance, voltage gain.

Nomenclature

 $v_{L1,1}$, $v_{L1,2}$, $v_{L1,3}$, $v_{L1,4}$, The current (i) and voltage $v_{L2,1}$, $v_{L2,2}$, $v_{L2,4}$, $v_{C1,1}$, (v) of the element shown in $v_{C1,2}$, $v_{C1,3}$, $v_{D1,1}$, $v_{D1,2}$, the subtitle at a specified time interval. The subtitle 1 and 2 $v_{D1,4}$, $v_{D2,1}$, $v_{D2,2}$, $v_{Do,2}$, show T_{on} and T_{off} in CCM, $v_{Do,3}$, $v_{Do,4}$, $i_{L1,1}$, $i_{L1,2}$, respectively. Also, the subtitle $i_{L1,3}$, $i_{L1,4}$, $i_{L2,1}$, $i_{L2,2}$, 1, 2, 3 and 4 indicate the time $i_{L2,3}\,,\;i_{L2,4}\,,\;i_{C1,1},\;i_{C1,2}\,,\;$ intervals of $(t_0, t_1), (t_1, t_2),$ (t_2, t_3) and (t_3, t_4) in DCM, $i_{C1.3}, i_{Co.1}, i_{Co.2}, i_{D1.2},$ respectively. $i_{D1,3}$, $i_{D2,2}$, $i_{D2,3}$, $i_{D0,1}$ Δi_{L1} , Δi_{L2} The inductors current ripple. v_{c1} , v_{co} The capacitors average voltage. The load (o) and source (i) I_{α} , V_{α} , I_{i} , V_{i} average parameters. K, $B_{\alpha c}^{\beta}$, W_{tfe} , α , β Inductor core parameters C_{OSS} , $Q_{rr,BD}$, r_{BD} , I_{BD} , Switch parameters Q_r , r_D , I_D , V_F Diode parameters

I. INTRODUCTION

Nowadays, dc-dc converters are used in many ways such as hybrid electric vehicles, renewable energy sources such as wind turbines generators, solar cells and fuel cells, medical

Manuscript received October 3, 2017; revised April 30, 2017; accepted May 6, 2018.

Farzad Mohammadzadeh Shahir is with Department of Electrical Engineering, Roshdiyeh Higher Education Institute, Tabriz, Iran (e-mail: f.m.shahir@gmail.com).

Ebrahim Babaei is with Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran, and also with the Engineering Faculty, Near East University, 99138 Nicosia, North Cyprus, Mersin 10, Turkey (e-mail: e-babaei@tabrizu.ac.ir).

Murtaza Farsadi is with Faculty of Electrical and Computer Engineering, Urmia University, Urmia, Iran (e-mail: m.farsadi@urmia.ac.ir).

equipment and servo-motors, industrial circuits and power factor correction (PFC), telecommunication systems and air and space industry and portable electrical equipment such as portable computers and mobile phones [1-2]. The converter switching control is done by pulse width modulation (PWM) and switching frequency change [1-2]. The positive and negative output voltages with respect to input ground can be generated by both of these switching methods. Converters that switching control is performed by PWM are classified in nonisolated dc-dc converters such as buck, boost, buck-boost, CUK, and SEPIC converters and isolated dc-dc converters such as fly-back, forward, half-bridge, full-bridge and pushpull [3-4]. Non-isolated converters do not include high frequency transformer in their structure. As a result, they have less size and low cost and are easier to control. Among nonisolated converters, those that have greater fixed output voltage than the input voltage are acceptable. Direct connection of inductor at the input and lower output capacitance and size of output filter, switch protection against overvoltage and electromagnetic interference (EMI), lower stress on the elements, more transient response, efficiency and high power density are features of these converters. Thus, the dc-dc converter are used in many dc-dc applications of renewable energy sources such as wind turbine generators [5], solar cells [6] and fuel cells [7], improving power quality in industrial circuits and PFC [8-9] and LED devices [10].

Introducing new structure [11-12], analyzing performance [13] and stability analysis, modeling, control and, designs of controller [14] for these converters are topics of interest to researchers. In [11-12], structures based on buck-boost converters are proposed in order to achieve maximum voltage with minimum switches. To enhance the conventional boost converter in output voltage, different structures and techniques including capacitor switching technique (SC) [15-17] and combination with other dc-dc converters [18], and voltage lift (VL) technique [19-20] are introduced. In SC technique [15-17], by incorporating several switches and capacitors with minimum inductor achieving a higher output voltage than the input voltage is easily possible. However, this combination increases the complexity due to number of power switches and increases the current stress of switching. To fix the current stress, coupled inductor is used which increases the size and cost of the converter and is not very popular. In [18], series and parallel combinations of converters with other dc-dc converter in order to achieve a higher output voltage than input, particularly for renewable energy applications have been investigated. Because of the increased size, cost, complexity of control it was not very interesting to researchers. Eventually, VL technique based on inductor and capacitor elements feature for energy storage and reducing voltage stress of switch was introduced [19-20] and by implementing it, new structures for non-isolated boost converter were presented. In [21-23], new structures to enhance the output voltage by using the least elements based on VL techniques were proposed and compared with other

proposed structures. Meanwhile, the new structure based on one switch and two switches were introduced in [24] and [25], respectively.

In this paper, a new structure for non-isolated dc-dc boost converters using VL technique has been proposed that the higher voltage is achieved. The output voltage of the proposed converter is negative with respect to input ground. In this paper, performance of non-isolated boost converter was analyzed in detail in CCM and DCM and inductors and capacitors voltage and current relations are extracted, then gains of current and voltage for CCM and DCM are calculated and are compared with non-isolated conventional dc-dc converters. Furthermore, the critical inductance between CCM and DCM is calculated and stresses of switches are extracted. Then generalized structure is proposed for achieving higher voltage gain. Finally, the accuracy of offered theory is reaffirmed by simulation results in PSCAD/EMTDC software and experimental results by using laboratory prototype.

II. THE PROPOSED STRUCTURE

The proposed converter structure is shown in Fig. 1. As can be seen, two power switches, two inductors, three diodes and two capacitors are used. In the proposed structure, the voltage boosting stage consists of one inductor, one capacitor, and two diodes. The operating of switches is controlled by PWM technique and opposes each other. To simplify the analysis, the following assumptions are considered, a) converter is in steady state, so output voltage V_o is constant, b) the capacitors C_1 and C_o are large enough and therefore their voltage in each switching period remain unchanged, c) All switches and diodes are ideal. In the following, equations of the current and voltage of each element in CCM and DCM are discussed.

A. Analysis of Proposed Converter in CCM

At T_{on} when the switch S_1 is turned on and the switch S_2 is turned off, the inductor L_1 is directly connected to V_i . In this case, the current of inductor L_1 is linearly increased from its minimum value (I_{LV1}) to its maximum value (I_{LP1}) . Thus, its stored energy is gradually increased. Also, the D_o diode is directly biased, and the diodes of D_1 and D_2 are reversely biased. Therefore, the inductor L_2 and capacitor C_1 are connected in series and provided the currents of the load and charge of capacitor C_o . Also, the stored energy of the inductor L_2 and capacitor C_1 are gradually decreased.

At T_{off} when the switch S_1 is turned off and the switch S_2 is turned on, the diodes of D_1 and D_2 are directly biased and the D_o diode is reversely biased, hence, the inductor L_1 is connected to the inductor L_2 and capacitor C_1 . As a result, the stored energy of inductor L_1 is gradually decreased and its current is reduced from its maximum value to its minimum value gradually. Also, the stored energy of the inductor L_2 and capacitor C_1 are gradually increased, therefore the passing current through inductor L_2 is gradually increased from its maximum value to its minimum value. In addition, the voltage

of capacitor C_1 is increased from its minimum value to its maximum value. Here, the capacitor C_o discharge current provided the load current as a result its stored energy is gradually reduced and its voltage is reduced from its maximum value to its minimum value.

The voltage and current waveforms of each elements of the proposed converter in CCM is shown in Fig. 2.

By applying KVL in the time interval of T_{on} , we have:

$$V_{i} = v_{L1,1} = L_{1} \frac{di_{L1,1}}{dt} = L_{1} \frac{\Delta i_{L1}}{T_{or}}$$
 (1)

By applying KVL in the time interval of T_{off} , we have:

$$V_{i} - v_{C1,2} = v_{L1,2} = L_{1} \frac{di_{L1,2}}{dt} = -L_{1} \frac{\Delta i_{L1}}{T_{off}}$$
 (2)

Applying the voltage-balancing rule for inductor L_1 and defining new time offset for T_{off} , considering (1) and (2) and by defining duty cycle $(D = T_{on}/T)$, we have:

$$v_{C1,2} = \frac{1}{1 - D} V_i = v_{C1,1} = v_{C1} \tag{3}$$

At T_{on} and T_{off} , we have the following equations:

$$i_{C1,1} = -(i_{Co,1} + I_o) = i_{L2,1}$$
(4)

$$i_{C1,2} = i_{L1,2} - i_{L2,2} \tag{5}$$

By applying KVL in the time interval of T_{on} , we get:

$$v_{C1,1} - V_o = v_{L2,1} = L_2 \frac{di_{L2,1}}{dt} = -L_2 \frac{\Delta i_{L2}}{T_{on}}$$
 (6)

At T_{off} , the voltage of inductor L_2 is obtained:

$$V_i - v_{L1,2} = v_{L2,2} = L_2 \frac{di_{L2,2}}{dt} = L_2 \frac{\Delta i_{L2}}{T_{off}}$$
 (7)

The average voltage of capacitor C_o is as follows:

$$v_{Co} = V_o \tag{8}$$

The current of capacitor C_o is as follows:

$$i_{C_{0,1}} = i_{C_{1,1}} - I_o (9)$$

$$i_{C_0,2} = -I_o (10)$$

The below relations are obtained for the diodes:

$$v_{D1,1} = -v_{C1,1} \tag{11}$$

$$i_{D1,2} = i_{C1,2} + i_{L2,2} \tag{12}$$

$$v_{D21} = 0 (13)$$

$$i_{D2,2} = i_{L2,2} \tag{14}$$

$$i_{Do,1} = i_{Co,1} + I_o (15)$$




Fig. 1. Proposed converter




Fig. 2. Key waveforms in CCM for; (a) inductors L and L_2 ; (b) capacitors C_1 and C_2 ; (c) diodes D_1 , D_2 and D_3

$$v_{Do,2} = -(v_{Co,2} + v_{L2,2}) (16)$$

By applying voltage-balancing rule for inductor L_2 , replacing (6), (7) and (3), the voltage gain of proposed converter in CCM is obtained as follows:

$$\frac{V_o}{V_i} = -\frac{1}{D(1-D)} \tag{17}$$

Assuming no losses, we have:

$$\frac{I_o}{I_i} = -D(1-D) \tag{18}$$

Assuming the pure resistance load (R), we have:

$$I_o = -\frac{V_i}{D(1-D)R} \tag{19}$$

A.1. Comparison of The Proposed Converter with Conventional Converters

Summary of results of the comparison between the proposed boost converter and other conventional boost converters is presented in Table I. The curve of voltage gain for proposed converter in CCM for different values of D with same input voltage is shown Fig. 3(a) and is compared to presented converters in [21] and [24]. As can be seen, for same number of elements and switches compared to [21], higher and acceptable voltage gain is achieved by the proposed converter. Of course, the voltage gain of the proposed converter is better than [24].

The other two switches converter was presented in [15] (two switched capacitors with diode-capacitor stages). Although the proposed converter has one more inductor in its structure in comparison with the presented structure in [15] (two switched capacitors with diode-capacitor stages), but the number of capacitors and diodes of the studied structure in [15] is more than the proposed converter. Of course, when the proposed converter has been generalized with only two switches to n-stages, the number of used switches in the proposed structure will be its features. From the point of view of the number of elements, the proposed converter has one

more diode compared to cascaded boost converter [23] whereas they have same voltage gain. Then, it can be noted that the proposed converter and cascaded boost converter have almost same cost and size. The total voltage and current stress of the proposed converter are compared with the presented structure in [21] and cascaded boost converter in [23] in order to show more features of the proposed converter. It should be noted that the presented converter in [23] was special state of the conventional cascaded boost converter by limitation in increasing D. In [23], switching pattern which is used for the conventional cascade boost converter as complementary, then, one of the converters could not operate with duty cycle higher than 0.5. As a result, the voltage gain in [23] has limited.

TABLE I THE COMPARISON BETWEEN DIFFERENT BOOST CONVERTERS

	Sw	Inducto	Conoci	Diod	Voltage gain
Number of	itch	r	Capaci tor	e	Voltage gain in CCM
Conventional boost converter	1	1	1	1	$\frac{1}{1-D}$
Presented in [21]	1	2	3	3	$\frac{1+D}{1-D}$
Presented in [22]	2	3	3	4	$\frac{2}{D(1-D)}$
Presented in [23]	2	2	2	2	$\frac{1}{D(1-D)}$
Presented in [24]	2	1	3	2	1+D
Presented in [25]	1	2	5	6	$\frac{n(3D+2)+(2-D)}{2(1-D)^2}$
Proposed topology n=1	2	2	2	3	n=turn ratio $\frac{1}{D(1-D)}$

This comparison is done by considering same conditions V_i , D and f (such as $V_i = 12V$, D = 30% - 50%, f = 10kHz). The results of comparison are shown in Figs. 3(b) and 3(c). As illustrated in Fig. 3(b), the total voltage stress of the proposed converter is less than [21] and is near to

[23]. Also, the total current stress of the presented converter in [21] is more than the total current stress of the proposed converter and [23]. It can be note that the total stress of the proposed converter is approximately equal to [23]. In [25], a single switch boost dc-dc converter with one coupled inductor has been introduced. Although, the presented structure provided suitable voltage gain but its number of elements is more than the proposed converter.




Fig. 3. (a) The curve of voltage gain variation for the proposed converter and other conventional converters; (b) total voltage stress comparison; (c) total current stress comparison

B. Analysis of Proposed Converter in DCM

At (t_0, t_1) when the switch S_1 is turned on and the switch S_2 is turned off, the inductor L_1 is directly connected to V_i . During this time interval, the current of inductor L_1 is linearly increased from minimum, so its stored energy is gradually increased. Also, the diodes of D_1 and D_2 are directly biased and the D_o diode is reversely biased. So, the inductor L_2 and capacitor C_1 are connected in series and provided the load current and charge current of capacitor C_o . Then, the current of inductor L_2 and the voltage of capacitor C_1 are gradually decreased and as a results their stored energy are decreased. Meanwhile, the stored energy and voltage of capacitor C_o is increased to its maximum value.

At (t_1, t_2) when the switch S_1 is turned on and the switch S_2 is turned off, the inductor L_1 is still connected directly to V_i and its current is linearly increased to its maximum value. During this time interval, the current of inductor L_2 is zero, as a result, the diodes of D_1 , D_2 and D_o are reversely biased and the voltage of capacitor C_1 and its stored energy remains unchanged. Also, the load current provided by the discharge current of capacitor C_o and as the result, its voltage and stored energy is gradually decreased.

At (t_2, t_3) when the switch S_1 is turned off and the switch S_2 is turned on, the diodes of D_1 and D_2 are directly biased and the D_o diode is reversely biased as a result the inductor

 L_1 is connected to the parallel combination of the inductor L_2 and capacitance C_1 . Then, the stored energy and current of inductor L_1 are gradually decreased to its minimum and the stored energy of the inductor L_2 and capacitor C_1 are gradually increased. In addition, the load current is supplied by capacitor C_o discharge current, and as the result the stored energy and voltage of capacitor C_o are gradually reduced.

At $(t_3,\ t_4)$ when the switch S_1 is turned off and the switch S_2 is turned on, the current of inductor L_1 is zero and its stored energy is zero. As a result, the diodes of D_1 , D_2 and D_o are reversely biased. In this time interval, the inductor L_2 and capacitor C_1 are in parallel. During in this time interval, the load current is provided by the discharge current of capacitor C_o , therefore its voltage and stored energy is reduced to minimum. The voltage and current waveforms of each elements of proposed converter in DCM is shown in Fig. 4. By applying KVL at $(t_0,\ t_2)$, we have:

$$V_{i} = v_{L1,2} = L_{1} \frac{di_{L1,2}}{dt} = L_{1} \frac{\Delta i_{L1}}{\Delta t}$$
 (20)

At (t_2, t_3) , the voltage of inductor L_1 equals to:

$$V_{i} - v_{C1,3} = v_{L1,3} = L_{1} \frac{di_{L1,3}}{dt} = -L_{1} \frac{\Delta i_{L1}}{\Delta t}$$
 (21)

At (t_3, t_4) , we get:

$$i_{L1,4} = 0 (22)$$

$$v_{L1,4} = 0 (23)$$

Different time intervals in DCM are defined as follows:

$$D_{1}' = \frac{\iota_{1} - \iota_{0}}{T} \tag{24}$$

$$D_2' = \frac{t_2 - t_1}{T} \tag{25}$$

$$D_3' = \frac{t_3 - t_2}{T} \tag{26}$$

$$D_4' = \frac{t_4 - t_3}{T} \tag{27}$$

By applying voltage-balancing rule for L_1 , considering (20), (21) and (23), defining duty cycle in DCM $(D' = D'_1 + D'_2)$ and simplifying, we get:

$$v_{C1,3} = \frac{D' + D_3'}{D_3'} V_i = v_{C1}$$
 (28)

At (t_0, t_1) and (t_2, t_3) , we have the following equation:

$$i_{C1,1} = -i_{L2,1} \tag{29}$$

$$i_{C1,3} = i_{L1,3} - i_{L2,3} (30)$$

By applying KVL at (t_0, t_1) , we have:

$$v_{C1,1} - V_o = v_{L2,1} = L_2 \frac{di_{L2,1}}{dt} = -L_2 \frac{\Delta i_{L2}}{\Delta t}$$
 (31)

At (t_1, t_2) , it is resulted:

$$i_{L2,2} = 0 (32)$$

$$v_{L2,2} = 0 (33)$$




Fig. 4. Key waveforms in DCM for; (a) inductors L and L_2 ; (b) capacitors C_1 and C_2 ; (c) diodes D_1 , D_2 and D_2

The voltage of inductor L_2 at (t_2, t_4) equals to:

$$V_i - v_{L1,4} = v_{L2,4} = L_2 \frac{di_{L2,4}}{dt} = L_2 \frac{\Delta i_{L2}}{\Delta t}$$
 (34)

The average voltage of capacitor C_a is as follows:

$$v_{Co} = V_o \tag{35}$$

The current of capacitor C_o at (t_0, t_1) and (t_1, t_4) equal to, respectively:

$$i_{Co,1} = i_{C1,1} - I_o (36)$$

$$i_{C_0,4} = -I_o (37)$$

The voltage and current of the diodes are equal to:

$$v_{D1.2} = -v_{C1.2} \tag{38}$$

$$v_{D1,4} = V_i - v_{C1,4} \tag{39}$$

$$i_{D1,3} = i_{C1,3} + i_{L2,3} (40)$$

$$v_{D22} = 0$$
 (41)

$$i_{D2.3} = i_{L2.3} \tag{41}$$

$$i_{Do,1} = i_{Co,1} + I_o = i_{L2,1} (43)$$

$$v_{Do,2} = v_{C1,2} - v_{L2,2} - V_o (44)$$

$$v_{D_0,3} = -(v_{I,2,3} + V_0) \tag{45}$$

$$v_{Do,4} = v_{C1,4} - v_{L2,4} - V_i - V_o (46)$$

From (31), (33) and (34), the voltage gain of proposed converter in DCM is as follows:

$$\frac{V_o}{V_i} = -\frac{(D_1' + D_2' + D_3')(D_1' + D_3' + D_4')}{D_1'D_3'}$$
By considering no losses, we get:

$$\frac{I_o}{I_i} = -\frac{D_1'D_3'}{(D_1' + D_2' + D_3')(D_1' + D_3' + D_4')}$$
(48)

By assuming pure resistance load (R), we have:

$$I_o = -\frac{(D_1' + D_2' + D_3')(D_1' + D_3' + D_4')V_i}{D_1'D_3'}R$$
(49)

III. CALCULATION OF CRITICAL INDUCTANCE

In a dc-dc converter, boundary between performance of converter in CCM and DCM is determined by the critical inductance. Therefore, by measuring the value of critical inductance for L_1 (L_{C1}) and L_2 (L_{C2}) we can determine the operating mode of proposed converter. In critical mode, we get the following equation:

$$I_{LV1} + I_{LV2} = 0 (50)$$

By applying the current-balancing law for capacitor C_{o} in CCM and considering $I_{LV2} = 0$, L_2 (L_{C2}) is obtained:

$$L_{C2} = \frac{D^2 (1 - D)R}{2f} = \frac{V_i DR}{2V_o f}$$
 (51)

By applying the current-balancing law for capacitor C_1 in CCM, $L_1(L_{C1})$ is obtained as follows:

$$L_{C1} = \frac{D^3 (1 - D)^2 R}{2f} = \frac{V_i^2 R D}{2V_o^2 f}$$
 (52)

If the value of inductors is greater than the critical inductance, the converter is in CCM, and otherwise the converter operates in DCM.

IV. CALCULATION OF SWITCHING STRESS

Peak current flow switch (PCFS) has a major role in converter design and reducing the cost of the converter. It can be reduced to minimum by proper selection of inductors. In following PCFS of the switches S_1 and S_2 are extracted.

A. Calculation of PCFS in CCM

The current of S_1 (i_{s_1}) equals to:

$$i_{S1} = i_{L1} - i_{C1} = i_{L1} + i_{L2} (53)$$

The PCFS of switch S_1 in CCM at $t = T_{on}$ (i_{SP1}^{CCM}) is:

6

$$i_{SP1}^{CCM} = I_{LP1} + I_{LV2} = \frac{V_i}{2L_1}DT - \frac{V_i}{2L_2}T + \frac{V_o^2}{RV_i}D$$
 (54)

By substituting (51) and (52) into (54), the maximum PCFS of S_1 in CCM ($i_{SP1,max}^{CCM}$) is obtained as follows:

$$i_{SP1,\text{max}}^{CCM} = \frac{2V_o^2}{RV_i} \tag{55}$$

The current of switch S_2 (i_{s2}) is:

$$i_{S2} = i_{L2} \tag{56}$$

The PCFS of switch S_2 at $t = T_{off}$ (i_{SP2}^{CCM}) is as follows:

$$i_{SP2}^{CCM} = I_{LP2} = \frac{V_i}{2L_2} T + \frac{I_o}{D} = I_o \left[\frac{D(1-D)R}{2L_2 f} + \frac{1}{D} \right]$$
 (57)

By substituting (51) into (57), the maximum PCFS of switch S_2 in CCM ($i_{SP2,max}^{CCM}$) is resulted as follows:

$$i_{SP2,\text{max}}^{CCM} = \frac{2}{D}I_o \tag{58}$$

B. Calculation of PCFS in DCM

The current of switch S_1 equals to:

$$i_{S1} = i_{L1} + i_{C1} \tag{59}$$

The PCFS of switch S_1 in DCM (i_{SP1}^{DCM}) is obtained at $t = t_2$ as follows:

$$i_{SP1}^{DCM} = I_{LP1} \tag{60}$$

The current of switch S_2 is:

$$i_{s2} = i_{L2} \tag{61}$$

At $t = t_4$, the PCFS of switch S_2 in DCM (i_{SP2}^{DCM}) is:

$$i_{SP2}^{DCM} = I_{IP2} \tag{62}$$

V. EXTENDED OF PROPOSED CONVERTER AND EFFICIENCY CALCULATION

According to Fig. 5, it is possible to construct n-stage boost converter by repeatedly adding $D_{2n} - D_{2n-1} - C_n - L_{n+1}$ (n = 2, 3, ...) in proposed structure shown in Fig. 1. In proposed n-stage boost structure, only two switches with (n+1) inductors, (n+1) capacitors and (2n+1) diodes are used. In CCM, when the switch S_1 is turned on and the switch S_2 is turned off, the D_a diode is directly biased and the D_1 , D_2 , ..., D_n diodes are reversely biased. Also, the inductors L_2 , L_3 , ..., L_{n+1} and capacitors C_1 , C_2 , ..., C_n are in series connection, therefore their stored energy are decreased and the capacitor C_{o} is charged. The series connection of ncapacitors increase V_{o} . When the switch S_{1} is turned off and the switch S_2 is turned on, the D_1 , D_2 , ..., D_n diodes are directly biased and the D_o diode is reversely biased. Hence, the stored energy of the inductors L_2 , L_3 , ..., L_{n+1} and capacitors $C_1, C_2, ..., C_n$ are gradually increased and the capacitor C_o is discharged. At (t_1, t_2) and (t_3, t_4) in DCM all of the diodes are reversely biased, then, the energy of capacitors remains constant. The voltage gain of generalized n-stage converter in CCM and DCM are, respectively:

$$\frac{V_o}{V_i} = -\frac{n}{D(1-D)} \tag{63}$$

$$\frac{V_o}{V_i} = -\frac{n(D_1' + D_2' + D_3')(D_1' + D_3' + D_4')}{D_1'D_3'}$$
(64)

The critical inductance value of L_{C_n} (n = 2, 3, ...) is:

$$L_{Cn} = \frac{D^2 (1 - D)R}{2nf} = \frac{V_i DR}{2V_o f}$$
 (65)

The critical inductance of L_{C1} is equal to:

$$L_{C1} = \frac{D^3 (1 - D)^2 R}{2n^2 f} = \frac{V_i^2 RD}{2V_o^2 f}$$
 (66)

Also, the maximum PCFS of switch S_2 equals to:

$$i_{SP2,\max,n}^{CCM} = \frac{2n}{D}I_o = \frac{2V_o^2(1-D)}{RV_i}$$
 (67)

Assuming, the current ripple of inductors and the voltage ripple of capacitors are neglected. So, the root-mean-square (RMS) relation of inductors is given as follows:

$$I_{L1} = I_i = -\frac{nI_o}{D(1-D)} \tag{68}$$

$$I_{In} = nI_o \tag{69}$$

Then, the losses of inductors are equal to [26]:

$$P_{L1} = r_{L1} I_{L1}^2 + (K f^{\alpha} B_{\alpha c}^{\beta} W_{tfe}) (10^{-3})$$
 (70)

$$P_{Ln} = \sum_{N=1}^{n} \left[r_{LN} I_{LN}^{2} + (K f^{\alpha} B_{\alpha c}^{\beta} W_{tfe}) (10^{-3}) \right]$$
 (71)

The diodes RMS current relations are obtained as follows:

$$I_{D(2m-1)} = \sqrt{\frac{1}{T}} \int_{0}^{(1-D)T} \left(\frac{I_i}{n}\right)^2 dt = -\frac{I_o\sqrt{1-D}}{D(1-D)} \quad m = 1, 2, ..., 2n - 1 \quad (72)$$

$$I_{D(2n)} = \sqrt{\frac{1}{T}} \int_{0}^{(1-D)T} \left(\frac{I_i}{2n}\right)^2 dt = -\frac{I_o}{2D(1-D)}$$
 (73)

$$I_{Do} = I_{Co} + I_{o} = I_{Ln} = nI_{o} (74)$$

By neglecting turn off state losses in the diodes and defining Q_n as reverse recovery energy of diode, the losses can be obtained as follows [27]:




Fig. 5. Proposed converter for n-stage

$$P_{D(2m-1)} = \sum_{M=1}^{2n-1} \left[V_F I_{D(2M-1),ave} + r_D I_{D(2M-1)}^2 + \frac{Q_n V_D f}{4} \right]$$
 (75)

$$P_{D(2n)} = \sum_{N=1}^{n} \left[V_F I_{D(2N),ave} + r_D I_{D(2N)}^2 + \frac{Q_n V_D f}{4} \right]$$
 (76)

$$P_{Do} = V_F I_{Do,ave} + r_D I_{Do}^2 + \frac{Q_n V_D f}{4}$$
 (77)

The RMS values of C_n current are obtained as follows:

$$I_{Cn} = \sqrt{\frac{1}{T}} \left[\int_{0}^{DT} I_{o}^{2} dt + \int_{0}^{(1-D)T} \left(\frac{I_{i}}{2n} \right)^{2} dt \right] = I_{o} \sqrt{D + \frac{1}{4D^{2}(1-D)}}$$
 (78)

By considering $Q_{Co}^+ = Q_{Co}^-$, the RMS value of capacitor C_o current is equal to:

$$I_{Co} = \sqrt{\frac{1}{T}} \left[\int_{0}^{DT} \left(I_o \frac{1 - D}{D} \right)^2 dt + \int_{0}^{(1 - D)T} I_o^2 dt \right] = I_o \sqrt{\frac{(1 - D)^2}{D} + (1 - D)}$$
 (79)

The losses of capacitors are calculated as follows:

$$P_{Cn} = \sum_{N=1}^{n} r_{CN} I_{CN}^{2} \tag{80}$$

$$P_{Co} = r_{Co} I_{Co}^2 (81)$$

The switches RMS current are equal to:

$$I_{S1} = \sqrt{\frac{1}{T}} \int_{0}^{DT} (I_i + nI_o)^2 dt = \sqrt{\frac{1}{T}} \int_{0}^{DT} (I_i + nI_o)^2 dt$$
 (82)

$$I_{S2} = \sqrt{\frac{1}{T}} \int_{0}^{(1-D)T} \left(\frac{2n-1}{2n}I_{i}\right)^{2} dt = \frac{2n-1}{2D(1-D)}I_{o}$$
 (83)

By considering inter-electro capacitance of switch and free wheeling diode with $Q_{r,BD}$ as reverse recovery energy, the below relations are obtained for switching losses [28]:

$$P_{S1} = r_{DS-on} I_{S1}^{2} + \frac{f}{2} (t_{r} + t_{f}) I_{S1,ave} V_{S1} + \frac{f}{2} C_{OSS} V_{S1}^{2} + \frac{f Q_{rr,BD} V_{S1}}{4} + r_{BD1,I} I_{BD1}^{2} + V_{BF1} I_{BD1,ave}$$
(84)

$$P_{S2} = r_{DS-on} I_{S2}^{2} + \frac{f}{2} (t_{r} + t_{f}) I_{S2,ave} V_{S2} + \frac{f}{2} C_{OSS} V_{S2}^{2} + \frac{fQ_{rr,BD} V_{S2}}{4} + r_{BD2} I_{BD2}^{2} + V_{BF2} I_{BD2,ave}$$
(85)

Thus, the total loss and efficiency are equal to:

$$P_{Loss} = P_{L1} + P_{Ln} + P_{S1} + P_{S2} + P_{Cn} + P_{Co} + P_{D(2m-1)} + P_{D(2n)} + P_{Do}$$
(86)

$$\eta\% = \frac{P_{out}}{P_{out} + P_{Loss}} \times 100 \tag{87}$$

From above relations, it can be noted that the losses increased and the efficiency reduced by increasing the switching frequency due to increased switching losses.

VI. SIMULATION AND EXPERIMENTAL RESULTS

In this section, simulation results in PSCAD/EMTDC and experimental results by using laboratory prototype are provided to prove the correctness of equations for the proposed converter shown in Fig. 5 and 1-stage. Parameters for the simulation and experimental results are given in Table

II. Fig. 6 shows the scheme of the laboratory prototype which details of the elements are clearly visible.



Fig. 6. Laboratory prototype scheme

TABLE II
ANALYSIS PARAMETERS FOR LABORATORY PROTOTYPE

Parameters	CCM	DCM			
Duty cycle	D = 50%	D' = 50%			
R	100Ω				
$L_{_1}$	$L_1 = 2mH$; $r_{L1} = 0.15\Omega$	$L_1 = 100 \mu H$; $r_{L1} = 0.005 \Omega$			
(Powder core)	$K = 0.00551; \ \alpha = 1.23; \ \beta =$	= 2.12; W_{tfe} = 50.5; B_{ac} = 0.0545			
L_2	$L_2 = 4.5mH$; $r_{L2} = 0.3\Omega$	$L_2 = 600 \mu H$; $r_{L2} = 0.007 \Omega$			
(Powder core)	$K = 0.00551; \ \alpha = 1.23; \ \beta = 2.12; \ W_{yfe} = 104.3; \ B_{\alpha c} = 0.0591$				
C_1	$68\mu F; r_{C1} = 0.015\Omega$				
C_o	$47\mu F; r_{Co} = 0.01\Omega$				
Diodes	Type: MUR1560; $V_{F,D} = 0.8V$; $r_D = 0.01\Omega$				
Switches	Type: STW45NM50F; $r_{DS-on} = 0.07\Omega$; $t_r = 28nS$; $t_f = 25nS$				
N-channael MOSFET	$C_{OSS} = 1260pF; Q_{rr} = 1600r$	nC ; $di / dt = 100A / \mu S$			
V_i, f	12V , 10kHz				

A. Critical Inductance Calculation

Considering the parameters shown in Table II, the values of L_{c1} and L_{c2} can be obtained as $156\mu H$ and $625\mu H$, respectively. By substituting L_{c1} and L_{c2} , the converter operates in critical mode and the current values of L_{1} and L_{2} achieved to zero.

B. Simulation and Experimental Results for CCM

Considering Table II, $L_1=2mH$ and $L_2=4.5mH$, the converter operates in CCM. Some simulation results in CCM are shown in Fig. 7. In accordance with the theoretical expression, the voltage of inductor L_1 in accordance with (1) is reached to 12V at T_{on} and in accordance with (2) is reduced and is achieved to -12V at T_{off} . At T_{on} , the amount of inductor L_2 voltage is reduced gradually to -24V. At T_{off} , the voltage of inductor L_2 will be 24V. The voltage variation of capacitor C_o is shown in Fig. 7(b). As shown, V_{Co} is approximately 48V that is confirmed (63). From Fig. 7(c), the current of switch S_1 at T_{on} is changed with (53) and its PCFS in accordance with (54) is reached to 3A. At T_{off} , the current of switch S_1 is zero. In addition, the current of switch S_2 at T_{on} is equal to zero, and at T_{off} , it is changed in accordance with (56) and at $t = T_{off}$ is reached to its peak

value 1A (eq. (57)). Also, the current of the diodes are shown in Fig. 7(d) which confirm (11) to (16).

The experimental results are provided to demonstrate the proposed converter operation in CCM (Figs. 8 and 9). As it can be seen, the experimental results reconfirm the theoretical analysis and simulation results with small difference due to parasitic elements. Substituting Table II into presented relations in section V yields $P_{L1} = 0.5472W$, $P_{L2} = 0.0685W$, $P_{Co} = 0.00228W$, $P_{D1} = 0.8324W$, $P_{C1} = 0.085W$, $P_{D2} = 0.417 \, \mathrm{IW}$, $P_{Do} = 0.3846 \mathrm{W}$, $P_{S1} = 0.2652 \mathrm{W}$ and $P_{\rm s,2} = 0.0836W$. It should be noted that the third term of the diodes losses relations and fifth and sixth term of switch losses relations are neglected. Therefore, the total losses and calculated efficiency are $P_{Loss} = 2.6858W$ and 89.5%, respectively. The experimental efficiency variation is shown in Fig. 9(h) for various duty ratios. As it can be seen, the proposed converter efficiency is improved by increasing D whereas the voltage gain is increased. Because, the parasitic elements of boosting circuit have lees turning on time. The experimental efficiency is almost 88% that is near to calculated value. The maximum measured efficiency of proposed converter is approximately 93.5% by considering Table II. It is clear that the maximum efficiency of the proposed converter is achieved around D = 0.93. Other word, the voltage gain in this point is approximately 16. Also, the efficiency comparison of the proposed converter with [23] is shown in Fig. 8(h). Although, the proposed converter has more efficiency than [23] for lower D but the efficiency difference of the proposed converter and [23] is less for some higher D.





Fig. 7. Simulation results of proposed converter in CCM; (a) L_1 and L_2 voltages; (b) C_o voltage; (c) S_1 and S_2 current; (d) diodes current






Fig. 8. Experimental results of proposed converter in CCM; (a) L_1 current; (b) L_1 voltage; (c) L_2 current; (d) L_2 voltage; (e) C_o voltage; (f) S_1 current; (g) S_2 current; (h) efficiency




Fig. 9. Experimental results of proposed converter in CCM; (a) D_1 current; (b) D_1 voltage; (c) D_2 current; (d) D_2 voltage; (e) D_o current; (f) D_o voltage

C. Simulation and Experimental Results for DCM

Simulation results of the voltage of inductors L_1 and L_2 are carried out bearing in mind the parameters of Table II, $L_1 = 100 \mu H$ and $L_2 = 600 \mu H$ and its results in DCM is shown in Fig. 10(a). As can be seen, the voltage of inductor L_1 at (t_0, t_2) in accordance with (19) is 12V. At (t_2, t_3) , the voltage of inductor L_1 in accordance with (20) is gradually reduced and is reached to -4 IV. In addition, the voltage of inductor L_1 is zero at (t_3, t_4) . At (t_0, t_1) , the voltage of inductor L_2 is gradually reduced and at $t = t_1$ is zero. At $(\emph{t}_{1},~\emph{t}_{2})\,,$ the voltage of inductor $\,\emph{L}_{2}\,$ is reached to zero. The voltage variation of capacitor C_o is shown in Fig. 10(b). As shown, V_{Co} in accordance with (64) is approximately 72V. According to Fig. 10(c), the current of switch S_1 in accordance with (59) is changed and its peak current in accordance with (60) is equal to 8.5A. In addition, the current of switch S_2 is equal in accordance with (61) and its peak current is 2.5A which confirms (62). Although some of the waveforms of the simulation results are presented in Fig. 10,

but the experimental results for the validation of the circuit operation are fully presented in Figs. 11 and 12.




Fig. 10. Simulation results of proposed converter in DCM; (a) L_1 and L_2 voltages; (b) C_o voltage; (c) S_1 and S_2 current; (d) diodes current




Fig. 11. Experimental results of proposed converter in DCM; (a) L_1 current; (b) L_2 current; (c) C_o voltage; (d) S_1 current; (e) S_2 current




Fig. 12. Experimental results of proposed converter in DCM; (a) D_1 current; (b) D_1 voltage; (c) D_2 current; (d) D_2 voltage; (e) D_o current; (f) D_o voltage

As can be seen, the experimental results confirm the theoretical concepts and simulation results. It should be noted that there are differences between theoretical and experimental results due to parasitic components.

VII. CONCLUSION

In this paper, it was proposed a new structure for nonisolated dc-dc boost converters. The voltage and current equations of each elements and semiconductor devices were extracted in CCM and DCM, and the critical inductance relations were obtained for determine operating mode of the proposed converter. Meanwhile, the proposed converter features were presented by its development for n-stage with modular voltage boost circuit which can be cascaded for even higher voltage gain and its efficiency was calculated with more details. Finally, the presented theory was reaffirmed by simulation and experimental results for 1-stage converter. Also, the number of elements and switches of proposed converter were compared with other conventional boost converters based on SC and VL techniques and cascaded boost converter, and the voltage gain variations were analyzed by considering a same input voltage for various D. As a results, the proposed converter generates a proper voltage gain for the same input voltage and D. By considering $V_i = 12V$, f = 10kHz, D = 50% and D' = 50%, the theoretical concepts and simulation results are confirmed by experimental results, fairly. As mentioned, the average output voltage is 48V and 72V in CCM and DCM, respectively. The PCFS of S_1 is 4A and 8.5A in CCM and DCM, respectively. Also, the PCFS of S_2 is 2A and 2.5A in CCM and DCM, respectively. The maximum proposed converter efficiency is reached nearly to 93.5%.

REFERENCES

- [1] M.H. Rashid, "Power electronics: circuits, devices and applications" Prentice-hall, 1993.
- [2] N. Mohan, T.M. Undeland, and W.P. Robbins, "Power electronics: converters, applications, and design," Wiley, 2007.
- [3] F. M. Shahir and E. Babaei, "A New Structure for Non-Isolated Boost DC-DC Converter Based on Voltage-Lift Technique," in *Proc. PEDSTC*, 2017, pp. 25-30.
- [4] E. Babaei and M.E.S. Mahmoodieh, "Calculation of output voltage ripple and design considerations of sepic converter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1213-1222, Mar. 2014.
- [5] S. Chakraborty, M.A. Razzak, Md. S. U. Chowdhury, and S. Dey, "Design of a transformer-less grid connected hybrid photovoltaic and wind energy system," in *Proc. IFOST*, pp. 400-403, 2014.
- [6] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, "A technique for improving P&O MPPT performances of double-stage grid-connected photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4473-4482, Aug. 2009.
- [7] X. Zhang, H. Ren, S. Pyo, J. Lee, J. Kim, and J. Chae, "A high-efficiency dc-dc boost converter for a miniaturized microbial fuel cell," IEEE Trans. Power Electron., vol. 30, no. 4, pp. 2041-2049, April 2015.
- [8] Y-L Chen and Y-M Chen, "Line current distortion compensation for dcm/crm boost PFC converters," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2026-2038, March 2016.
- [9] W. Jian-Min, W. Sen-Tung, J. Yanfeng, and C. Huang-Jen, "A dual-mode controller for the boost PFC converter," *IEEE Tran. Ind. Electron.*, vol. 58, no. 1, pp. 369-372, Jan. 2011.
- [10] A.L. Masich, H.V. Blavi, J.M.B. Moncusi, and L.M. Salamero, "A high-voltage sic-based boost PFC for LED applications," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1633-1642, March 2016.

- [11] A. Ajami, H. Ardi, and A. Farakhor, "Design, analysis and implementation of a buck-boost dc-dc converter," *IET Power Electron.*, vol. 7, no. 12, pp. 2902-2913, Dec. 2014.
- [12] M.R. Banaei, H. Ardi, and A. Farakhor, "Analysis and implementation of a new single-switch buck-boost DC/DC converter," *IET Power Electron.*, vol. 7, no. 7, pp. 1906-1914, July 2014.
- [13] E. Babaei, M.E.S. Mahmoodieh, and H. Mashinchi Maheri, "Operational modes and output-voltage-ripple analysis and design considerations of buck-boost dc-dc converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 381-391, Jan. 2012.
- [14] S. Tan, Y. Lai, and C. Tse, "Implementation of pulse-width-modulation based sliding mode controller for boost converters," *IEEE Power Electron. Lett.*, vol. 3, no. 4, pp. 130-135, Dec. 2005.
- [15] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg and B. Leman, "Step-up dc-dc converters: a comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143-9178, Dec. 2017.
- [16] K.I. Hwu, C.F. Chuang, and W.C. Tu, "High voltage-boosting converters based on bootstrap capacitors and boost inductors," *IEEE Trans. Ind. Electron.*, vol. 60, no. 6, pp. 2178-2193, June 2013.
- [17] Y.P. Hsieh, J.F. Chen, T.J. Liang, and L.S. Yang, "Novel high step-up dc-dc converter with coupled-inductor and switched-capacitor techniques for a sustainable energy system," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3481-3490, Dec. 2011.
- [18] F.S. Garcia, J.A. Pomilio, and G. Spiazzi, "Modeling and control design of the interleaved double dual boost converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 8, pp. 3283-3290, Aug. 2013.
- [19] J.Y. Lee and S.N. Hwang, "Non-isolated high-gain boost converter using voltage-stacking cell," *Electronics Letters*, vol. 44, no. 10, pp. 644-645, May 2008.
- [20] F. M. Shahir, E. Babaei, and M. Farsadi "Analysis and design of voltage-lift technique based non-isolated boost dc-dc converter," *IET Power Elect.*, vol. 11, no. 6, pp. 1083-1091, May 2018.
- [21] F. M. Shahir, E. Babaei, and M. Farsadi "Voltage-Lift Technique Based Non-Isolated Boost DC-DC Converter: Analysis and Design," *IEEE Trans. Power Elect.*, vol. 33, no. 7, pp. 5917-5926, July 2018.
- [22] F. M. Shahir, E. Babaei, M. Sabahi, and S. Laali, "A new dc-dc converter based on voltage lift technique," *International Trans. Elect. Energy Syst.*, vol. 26, pp. 1260-1286, June 2016.
- [23] F. M. Shahir, E. Babaei, and M. Farsadi "A New Structure for Nonisolated Boost DC-DC Converter," *Journal of Circuits, Systems, and Computers (JCSC)*, Vol. 1, No. 1, Jan. 2017.
- [24] M. Soltani, A. Mostaan, Y. P. Siwakoti, P. Davari, F. Blaabjerg, "Family of step-up DC/DC converters with fast dynamic response for low power applications *IET Power Elect.*, vol. 9, no. 14, pp. 2665-2673, June 2016.
- [25] P. Saadat and K. Abbaszadeh, "A single switch high step up dc-dc converter based on quadratic boost," *IEEE Trans. Ind. Electron.*, in press
- [26] McLyman, "Transformer and inductor design handbook," Marcel Dekker, 2004.
- [27] J. Jordan, J.M. Magraner, C. Cases, V. Esteve, E. Dede, E. Sanchis, E. Maset, A. Ferreres, JB Ejea and E. Gumbau, "Turn on switching losses analysis for si and sic diodes in induction heating inverters," in *Proc. ECPEA*, 2009, pp. 1-9.
- [28] Z.J. Shen, Y. Xiong, X. Cheng, Y. Fu and P. Kumar, "Power mosfet switching loss analysis: a new insight," in *Proc. IAC*, 2006, pp. 1438-1442.



Farzad Mohammadzadeh Shahir (S'17) was born in Tabriz, Iran, in 1985. He received the PhD degree in Electrical Engineering from the Department of Electrical Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran, in 2018. He is the author and co-author of more than 40 journal and conference papers. His current research interests include the power system dynamic, the analysis and control of power electronic converters and their applications.

Dr. Mohammadzadeh Shahir has been a frequent reviewer for IEEE Transactions on Industrial Electronics, Canadian Journal of Electrical and Computer Engineering, Energy Strategy Reviews, Journal of Electrical Engineering & Technology, and IEEE sponsored conferences. Since 2016, he has been a central council member of the IEEE Student Branch of Urmia Branch, Islamic Azad University, Urmia, Iran.



Ebrahim Babaei (M'10, SM'16) received the Ph.D. degree in Electrical Engineering from University of Tabriz, in 2007. He is the author and co-author of more than 430 journal and conference papers. He also holds 23 patents in the area of power electronics. His current research interests include the analysis, modelling, design, and control of Power Electronic Converters and their applications, Renewable Energy Sources, and FACTS Devices.

Prof. Babaei has been the Editor-in-Chief of the Journal of Electrical Engineering of the University of

Tabriz, since 2013. He is also currently an Associate Editor of the IEEE Transactions on Industrial Electronics and IEEE Transactions on Power Electronics. He has been the Corresponding Guest Editor for different special issues in the IEEE Transactions on Industrial Electronics. In addition, Prof. Babaei has been the Track Chair, organizer of different special sessions and Technical Committee member in most important international conferences organized in the field of Power Electronics. Several times, he was the recipient of the Best Researcher Award from the University of Tabriz. Prof. Babaei has been included in the Top One Percent of the World's Scientists and Academics according to Thomson Reuters' list in 2015, 2016 and 2017. From Oct. 1st until Dec. 30th 2016, he has been a Visiting Professor at the University of L'Aquila, Italy.



Murtaza Farsadi was born in Khoy, Iran in September 1957. He received his B.Sc. degree in electrical engineering, M.Sc. degree in electrical and electronics engineering and Ph.D. degree in electrical engineering from Middle East Technical University (METU), Ankara, Turkey in 1982, 1984 and 1989, respectively. Now, he is working as a professor in the Electrical Engineering Department of Urmia University, Urmia, Iran.

His main research interests are in industrial

power electronics systems and FACTS, HVDC transmission systems, DC/AC active power filters, renewable energy, hybrid and electrical vehicles, and new control and optimization methods in Micro Grids and Smart Grids power systems.

IEEE TRANSACTIONS ON POWER ELECTRONICS

11